

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power/CPU-GND	5,6
SO_DDRIII DIMMA1&SO_DDRIII DIMMB1	7,8
LYNX-PCIE/DMI/CLK/USB20&30	9
LYNX-SATA/HOST/GPIO/VGA/CMOS	10
LYNX-SMB/LPC/AUDIO/RTC/SPI	11
LYNX-POWER/GND/Strap	12,13,14
PCIE Slot	15,16
AUDIO ALC1150 / Connector	17, 18
LAN E2205	19
DVI Connector / HDMI Connector	20,21
Display port Connector	22
VGA Connector	23
SATA Connector	24
USB3.0 Connector /USB Charger / USB2.0	25,26,27
VIA USB3.0 VL806	28
SIO-NTC6779D/PS2	29
FAN	30
ATX F_Panel/EMI/TPM	31
ACPI Controller UPI	32
VRM12 .5 - ISL95812	33
ISL6208B 3-Phase+MOS CPU	34
UP1504S - DDR POWER	35
OP+MOS - PCH POWER	36
ME POWER	37
XDP / Manual Parts	38,39
EMI CAP	40

MS-7823

Intel -SharkBay plamform Z87

mATX

Ver: 20(243.84x243.84)

CPU:

Haswell LGA1150

System Chipset:

Lynx B85 co-lay H81

Onboard Chip:

HD Audio Codec-ALC1150

LAN-E2205

(USB3.0-VL806 for H81)

SIO:Nuvoton 6779D

Flash ROM: SPI 64 MB/128MB

Main Memory:

DDRIII (1066/1333/1600MHz) * 4 (Dual Channel)

ACPI:

UPI

PWM:

ISL95812 3 Phase

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 2

PCI Express (X4) Slot * 1

Other:

SATA3.0 x6(PCH)


REAL USB2.0 *4

FRONT USB2.0 *6


REAL USB3.0 *2


FRONT USB3.0 *2

MS-7823 Block Diagram



- Slot Sequence:
- PCIE X16
 - PCIE X1
 - PCIE X1
 - PCIE X16(X4)
H81 support PCIeX16 (X2)








<

DDRIII DIMM_A0

DDRIII DIMM_A1



DDRIII DIMM_B1




0x28:RH=9.1K,RL=3K



MS-7823

Size Custom	Document Description DDR3 Chanel-B DIMM3/4	Rev 2.0
Date: Friday, January 24, 2014		Sheet 8 of 45





(Internal) 1.312A+(External)1.38A=2.45A


POWER

AG1 DT CRB0.7 VCC3 POWER

(Internal) 0.261A+(External)0.261A=0.522A




VCC3 0.21A
3VA 0.015A
VBAT 6uA
3VSB 0.261A
VCC1_5 0.249A
PCH_1P05 5.921A




Backside for V14,U12,T16,V16

unstuff



PCH decoupling cap



MICRO-STAR INT'L CO.,LTD

MS-7823



Size	Document Description	Rev
Custom	LYNX-POWER	2.0
Date: Friday, January 24, 2014	Sheet 12 of 45	

[11,31] SPKR << SPKR R344 X 8.2K/4

Internal pull-DOWN

SPKR
Default Mode:
Internal weak Pull-down.

No Reboot Mode with TCO Disabled:
Connect to Vcc3_3 with 8.2k-10k Ohm weak pullup resistor.



[10] PCH_GPIO55 >> PCH_GPIO55 R417 X 4.7K/4

Internal pull-up

GPIO55
Default Mode:
Internal pull-up.

Top Block Swap Mode:
Connect to ground with 4.7k Ohm weak pulldown resistor.

[3] H_CFG9 >> R30 X 1K/4

[10] PCH_GPIO53 >> PCH_GPIO53 R451 X 1K/4

GPIO53
Connect to ground with 1k Ohm pull-down resistor.

For Sx power Cycling May Fail Due to SVID Logic Race Condition Within the Processor

[10] PCH_GPIO19 >> PCH_GPIO19 R313 X 10K/4

CRB Pull-up to 10K ohm

Remove pull down

Default (SPI):
Left both SATA1GP/GPIO19 and GPIO51 floating.
No pull up required.

Boot from PCI:
Connect SATA1GP/GPIO19 to ground with 1k Ohm pull-down resistor.
Leave GPIO51 Floating.

Boot from LPC:
Connect both SATA1GP/GPIO19 and GPIO51 to ground with 1k Ohm pull-down resistor.

BOOT DEVICE	GPIO51	GPIO19
LPC	0	0
SPI	1	1

Default

[10] PCH_GPIO37 >> PCH_GPIO37 R338 X 1K/4

CRB stuff

R533 X 1K/4

PCH_GPIO37 R345 X 10K/4

Internal pull-down

Enable TLS:
Pull up with 1k Ohm to VccSus3.3.

Default (Disable TLS):
Leave NC. Internal pull down.

[10] PCH_GPIO36 >> PCH_GPIO36 R304 X 10K/4



PCH_GPIO36 R306 X 10K/4




MICRO-STAR INT'L CO.,LTD		
MS-7823		
Size Custom	Document Description LYNX-Strap	Rev 2.0
Date: Friday, January 24, 2014	Sheet 14 of 45	

[11,15] SMBCLK_VSB_R
[11,15] SMBDATA_VSB_R

PCI Express X4 Slot




FRONT AUDIO




Rear Line OUT De-POP circuit


(reserve de-pop circuit for Rear Line out & Front Headphone out)



Audio Moat LED



Audio Heatsink and LED





MICRO-STAR INT'L CO.,LTD			
MS-7823			
Size	Document Description	Rev	
Custom	Audio connector	2.0	
Date: Friday, January 24, 2014	Sheet 18 of 45		

E2205-B Giga LAN

VDD33 \circ RL7 \times 10K/4 SB_WAKE#

Remove pull-up R if R existence on motherboard
(or SB has internal pull-up R).


VDD33 power trace should be wider than 30mils;
AVDD33 power trace should be wider than 30mils;
VDD_IO power trace should be wider than 30mils;
VDDIO_REG power trace should be wider than 20mils;
AVDDH power trace should be wider than 20mils;
AVDDL power traces should be wider than 20mils.
DVDDL power traces should be wider than 20mils.




LED0:
1=hi core voltage(overclocking)
0=low core voltage (non-overclocking)

LED1:
1=SWR mode
0=LDO mode

LED3:
1=25MHz clock
0=48MHz clock




- 10:
1. Support xD, not support SPI
2. Can support PPS, PPS at LED[0] or LED[1] or LED[2] which is selected by eFus
- 01:
1. Support SPI, not support xD
2. Can support PPS, PPS at LED[0] or LED[1] or LED[2] which is selected by eFus
- 11:
1. Not support xD, not support SPI
2. Only support PPS, PPS always at CRI013.



D0G-05A0300-I14
D0G-06A050C-A68

LAN Connector



RJ45 USBX2 LEDX2 TX-1000-RH-33
N58-32F0111-U30




MICRO-STAR INT'L CO.,LTD


MS-7815

Size	Document Description	Rev
Custom	LAN-Atheros E2205-B	2.0
Date: Friday, January 24, 2014	Sheet 19 of 45	










VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)




U26 AVL:D0G-05A050C-005
D0G-06A050C-A68



U27 AVL:D0G-05A050C-005
D0G-06A050C-A68



HDMI level shifter



注意High/Low Detect

asmedia pull down 20K

	"0"	"1"
DDC_EN	DDC level shifter disable	DDC level shifter enable
RT_EN#	Input 50 ohm termination resistor enable	the input termination ; resistors are set to high impedances
OE#	enable	the chip is power down and input termination resistors will be at high impedance.
HPD_SINK	disable	enable
DDCBUF_EN	For DDC level shifting configuration, please refer to Table.	
REXT		

note
internal pull-up at ~500K ohm.
internal pull-down at ~500K ohm.
internal pull-down at ~500K ohm.
internal pull-down at ~200K ohm; 5V tolerant.
internal pull-down at ~500K ohm.
analog current generation.

For EMI












Table 8-1. PCH PCI Express Tx/RX - HDMI Signal Mappings

Port	Digital Display Interface Differential Pairs	HDMI Signals	PCH Digital Display Interface Pins
Port B	DDSP_B_TX0_DN	TMD5B_DATA2#	DDPB_0N
	DDSP_B_TX0_DP	TMD5B_DATA2	DDPB_0P
	DDSP_B_TX1_DN	TMD5B_DATA1#	DDPB_1N
	DDSP_B_TX1_DP	TMD5B_DATA1	DDPB_1P
	DDSP_B_TX2_DN	TMD5B_DATA0#	DDPB_2N
	DDSP_B_TX2_DP	TMD5B_DATA0	DDPB_2P
	DDSP_B_TX3_DN	TMD5B_CLK#	DDPB_3N
	DDSP_B_TX3_DP	TMD5B_CLK	DDPB_3P
	DDPB_HPDP	DDSP_B_HPDP0	Hot plug detect used by HDMI Port B.
	SDVO_CTRLCLK	HDMI_CTRL_CLK	HDMI DDC lines for Port B
	SDVO_CTRLDATA	HDMI_CTRL_DATA	









U76 AVL:D0G-06A050C-A68



U77 AVL:D0G-06A050C-A68



U2 AVL:D0G-0100619-I05







	MICRO-STAR INT'L CO.,LTD		
	MS-7823		
	Size Custom	Document Description Display port connector	Rev 2.0
	Date: Friday, January 24, 2014	Sheet 22 of 25	


D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)

Level shift




PLACE CLOSE TO VGA CONNECTOR,
WITHIN 750 MIL OF PIN



VGA_DVI1A
VGA_DVI-RH-22
N58-39F0281-C67

SATA 6G PORT 0,1


3.0 Black



SATA 3G PORT 2,3

3.0 Black

B85 chip support SATA3.0
H81 can't support




SATA 3G PORT 4,5

Change 90 by PM

3.0 Black

Z87, H87 chip support SATA3.0
B85, H81 chip support SATA2.0





MICRO-STAR INT'L CO.,LTD





MS-7823

Size	Document Description	Rev
Custom	SATA Connector	2.0
Date: Friday, January 24, 2014		Sheet 24 of 45

Front JUSB3 for B85







Rear LAN_USB1




	MICRO-STAR INT'L CO.,LTD			
	MS-7823			
	Size	Document Description		Rev
	Custom	USB3.0 Connector		2.0
	Date: Friday, January 24, 2014	Sheet	25	of 45



5VDUAL_USB - uP7501





F71868 GPIO12
NCT6779D GPIO24
F71889 GPIO25




USB Charging POWER For JUSB1





FRONT JUSB1



SLG55583A has internal ESD diode.




Please name the pin header JUSB1.
N31-2051B01-H06





	MICRO-STAR INT'L CO.,LTD		
	MS-7823		
Size	Document Description	Rev	
Custom	2S USB CHARGE_SLG55593A	2.0	
Date:	Friday, January 24, 2014	Sheet	26 of 45

USB POWER





REAR USB PORT 2,3 for PS2_USB1





N58-14M0171-L06

REAR USB PORT 4,5 for USB1



N53-08M0421-H06

FRONT USB PORT 10,11 for JUSB2



N31-2051BG1-H06





MICRO-STAR INT'L CO.,LTD


MS-7823

Size Custom	Document Description USB2.0 Connector & power	Rev 2.0
Date: Friday, January 24, 2014	Sheet	27 of 45


VIA VL806 USB3.0 (for H81)



VIA USB3.0 for JUSB4




VIA_3VSB Circuit



1.05V core Power

Max Power dissipation: $(3.3\text{ V}-1.05\text{ V})\times0.247\text{ A}=0.55575\text{ W}$
VIA Core Power: VIA_1P05 247mA



I31-P010402-U33





MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description VIA VL806 USB3.0	Rev 2.0
Date: Friday, January 24, 2014	Sheet 28 of 45	

The diagram shows a circuit for the PS2_MODE signal. Two inputs, DSW_EN and AMDPWR_EN, are connected to resistors R521 and R522 respectively. The other ends of these resistors are connected to a common node, which is then connected to the PS2_MODE input of a 32-bit register.





NO USE UART PORT1



Pin connections for the module:

- VCC3: 2, 1, 4, 3, 6, 5, 8, 7
- VCC5: 20, 19, 18, 17, 16, 15, 14, 13, 12, 11
- VCC6: 1, 19, 18, 17, 16, 15, 14, 13, 12, 11
- RTSA#
- DTRA#
- SOUTA
- DTRB#
- U24 (C366, X_0.1u16X4) pins: VCC, RA1, RA2, RA3, RA4, RA5, DA1, DA2, DA3, GND
- VDD pin header: VDD, RY1, RY2, RY3, RY4, RY5, VSS








Module ID: GD75232DBR_SOP20-RH

The schematic diagram illustrates the electrical connections for the N31-2051331-H06 module. The module is represented by a black rectangular component with pins on both sides. The left side of the module has pins for +12V COM, NRTSA#, NDSRA#, NSOUTA, NCTSA#, and NSINA. The right side has pins for NRTSA, NDSRA, NSOUTA, NCTSA, and NSINA. The module is connected to a power supply and a signal source. The power supply is connected to the +12V COM pin and the NRTSA pin. The signal source is connected to the NDSRA pin and the NSOUTA pin. The module is also connected to a ground plane. The schematic includes labels for components like C392, D13, D12, C394, and U1 (N31-2051331-H06).

SIO Pin Strap




FAN-CONTROL CIRCUIT




ATX POWER CONNECTOR


C188&C190 stuff 402 ohm for DVI leakage issue




FRONT PANNEL




LED (for Fintek 71869)




OC GENIE



5VCC leakage from ATXPGD.(NCT6779 PIN80)



TPM



MICRO-STAR INT'L CO.,LTD

MS-7823

Size Custom	Document Description ATX F_Panel/EMI/TPM	Rev 2.0
Date: Friday, January 24, 2014	Sheet 31 of 45	

[illegible][illegible]

20mA

ATX_5VSB

U23 UP0111AMA5-00-ADJ_SOT23-5-HF

VIN 1

VOUT 5

EN 3

GND 2

FB 4

C356 1u6.3X4

R457 47K/4

C341 X_0.1u10X4

R422 10K/1%4

C353 4.7u6.3X8

3VA 3

3VSB 3

3VA 3

R410 X_0R/6

3.389V

I31-0111A29-U33

R418 3.09K/1%4

把3VA調高到3.389V

for NCT6779 Ver.C not stuff

ATX_5VSB

3VA

R442 X_10K/4

C346 X_10u6.3X6

Q62

Q67 X_2N3904

C393 X_1u6.3X4

R454 X_4.12K/1%4

C361 X_4.7u6.3X8

R486 499R/1%4

DPWROK_CP

DPWROK_CP [11,29]

R487 10K/4

3.389V分壓=0.7V

2.55V分壓=0.528V

DPWROK需要加一顆pull down 10k電阻，可解工廠端BAT 電流過大問題

FOR DPWROK跟3VA的POWER DOWN的時序 (S5-->G3)

5VSDRV2_EN

25.27 VSDRV2 << 5VSDRV2 R262 200K/1%4

R260 56K/1%4

The diagram shows a circuit for the PE_S_RESET_N [15:16] signal. It includes a VCC3 supply, a capacitor C382 (X_0.1u10X4), a pull-up resistor R364 (0R/4), and a logic component U20 (X_NC7SZ08M5X_SOT23-5-RH). The output of U20 is connected to the PE_S_RESET_N [15:16] signal line.




MS-7823

Size Custom	Document Description ACPI controller UPI	Rev 2.0
Date: Friday, January 24, 2014	Sheet 32 of 45	

ISL95812 for VR12.5 suggest schematic

VCCP: 95W
IccMAX: 95A
TDC: 55A
VID1: 1.8V

VCORE power on by s3 and 12v




R145 TO 24.9K. ICCMAX:105A FW:LOW 300/500K
R139 TO 73.2K. 300K VBOOT 1.7V
R140 3.24K SLEW RATE 12MV/US PS1 2-PH

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (Kohm)	OPEN	3.9	3	2.2	1.3	10
RL (Kohm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

0x26: RH=18K, RL=13K



Since Idroop also sets the overcurrent protection level, it is recommended to first scale Idroop based on OCP requirement, then select an appropriate Idroop value to obtain the desired load line slope.

I32-958120C-I11

DDR Power:1.5V

DDR3_1.5V 4.2A+12A+1.115A+5.921A=23.236A

4.2A FOR CPU

12A FOR 4DIMM

1.115A FOR VTT_DDR

5.921A FOR PCH


OCP 23.236A*1.5=34.845A

OCP=[20uA*Roccs(R320)]/4*Rdson(Low side NXP)2mohm

R529=14K ohm

Iripple=10.64807288A



4.7*2*1=9.4A



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .

0.1uFx1 per dimm






MICRO-STAR INT'L CO.,LTD			
MS-7823			
Size	Document Description	Rev	
Custom	DDR Power - UP1504S 2-Phase MOS	2.0	
Date:	Friday, January 24, 2014	Sheet	35 of 45




PCH Core 5.921A


R259->for Z87 Modify to 11K,PCH_1P05=1.12V
fix when BCLK=101~103MHz issue





```
VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH
```



Waitting PCH_1P05 Ready



```
VCC1_5_CTRL_INPUT:
0:1P05V low or S3 low
1:1P05V HIGH and S3 HIGH
```



0.35A



MICRO-STAR INT'L CO.,LTD

MS-7823

Size	Document Description
Custom	PCH Power - uP1513 1-Phase MOS

Date: Friday, January 24, 2014 Sheet 36 of 45

ATX_5VSB

R530 10R/4

5VSB_VCC1

C435 1u6.3X4

PCH_1P05

Q74

5VDRV1

5VDRV1 [32]

670mA

D03-0850309-N03

X_N-P8503BMG_SOT23-3-RH

3VSB

R405 20K/4

PCH_MEPWOK

R378 X 0R/4

EN 1.05VME

3VSB

C329 1u6.3X4

3VSB

C323 22u6.3X8

C322 22u6.3X8

X 10u6.3X6

U22 POK

VIN

NC

GND

GND

FB

VOUT

UP0104SSW8_PSOP8-HF

C343 0.015u16X4

1P05_ME_FB

R429 4.7K/1%4

5VDRV1

R531 X 402K/1%4

R430 15K/1%4

C330 22u6.3X8

C325 22u6.3X8

OH1P05V_ME

I31-P010402-U33

Diagram illustrating the NN-CMKT3904 circuit. The circuit includes a 1P05V_ME input, a 3VSB supply, and a 3VSB output. Key components are resistors R348 (30.1K/1%4), R363 (301K/1%4), R399 (33KR/1%4), and R362 (5.6K/1%4). It also features capacitors C316 (0.47u6.3X4), C334 (100p50N4), and C315 (0.1u10X4). A central component is labeled Q59, which is a 2N3904 transistor. The output is labeled PCH_MEPWROK [10]. The circuit is powered by a 3VSB supply and grounded.

VccASW active to APWROK high 1ms

Schematic diagram of the PCH_MEPWROK signal driver circuit. The circuit includes a 3VSB power supply connected to a 10K/4 resistor (R398) and the gate of an NMOS transistor (Q58). The source of Q58 is connected to ground through a 0.1uF capacitor (C314) and a 100pF capacitor (C333). The drain of Q58 is connected to the PCH_MEPWROK signal line through a 10K/4 resistor (R361). The signal line is also connected to ground through a 0.1uF capacitor (C313). The output of the driver is labeled PCH_MEPWROK [10].

```
H81->Stuff R366
B85->Stuff R354
```

For INTEL ME BUG

H81->Stuff R366

B85->Stuff R354


```
graph LR; V1[+3.3V_ME] --- R354[R354]; V2[VCC3] --- R366[R366]; R354 --- Node(( )); R366 --- Node; Node --- V3[SPI_VCC3];
```





MS-7823


Size Custom	Document Description ME POWER	Rev 2.0
Date: Friday, January 24, 2014		Sheet 37 of 45

Reserve debug port 5020


	MICRO-STAR INT'L CO.,LTD			
	MS-7823			
	Size	Document Description	Rev	
	Custom	XDP CPU & PCH	2.0	
	Date:	Friday, January 24, 2014	Sheet	38 of 45




Mounting Holes






Simulation



Optical Fiducial Marks-120





Test point



MS-7823-2.0 主BOM為B85

OPT	Configure	BOM	Function	GPIO Setting(page 29:GP10/GP11/GP12)
A	CFG-7823-20_B85	601-7823-?	MS-7823 20 OPT:A B85 B85M-?,B85,LGA1150,4DDR3,2PCI-Ex16,2PCI-Ex16SATA3,4USB3,HD Audio,Gb LAN,HDMI,DP,DVI,D-Sub	0,0,0
B	CFG-7823-20_H81	601-7823-?	MS-7823 20 OPT:B H81 H81M-?,H87,LGA1150,4DDR3,2PCI-Ex16,2PCI-Ex16SATA3,2USB3,,2VIA USB3,HD Audio,Gb LAN,HDMI,DP,DVI,D-Sub	0,0,1



	MICRO-STAR INT'L CO.,LTD				
	MS-7823				
	Size	Document Description			Rev
	Custom	EMI CAP			2.0
	Date: Friday, January 24, 2014				
Sheet			40	of 45	